Temperature to Digital (TDC) layout in 5nm

<u>Customer</u>: The customer is a tier-1 company.

<u>Project</u>: The TDC IP was designed in state of art 5nm process node.

<u>Mirafra's Responsibility</u>: Mirafra was involved in completion of TDC IP layout.

- Floorplan of complete TDC taking care of signal flow and layout of sub-blocks.
- Power routing and signal routing of entire TDC.
- Context dependency layout to take care of coupling, matchings, STI, LOD etc.
- Dummy fill, density checks etc complete delivery of TDC.

Challenges: Symmetric floor planning. Context dependent challenges in sub blocks

<u>Tools used</u>: Virtuoso (Cadence), Calibre (Siemens)

Engagement Model: 3 members for 3 months on T & M model